Abstract -This paper presents our developed two-chip wireless communication system adhering to the IEEE S02.Had standards with a baseband IC (BBIC) integrated with a low power 60 GHz transceiver SOC (RFIC) and antennas. The novel low power 60GHz RFIC using a sub-harmonic sliding-IF scheme is fully integrated based on low cost SiGe O.IS urn BiCMOS process. The BBIC uses an adaptive time domain equalizer rather than the commonly used frequency domain equalizer to lower the requirements on power consumption.
I. INTRODUCTION
The 60 GHz unlicensed band has been identified as a suitable mediwn for the operation of short-range wireless system with transmission speed of multi-gigabits per second. Implementation of wireless communication system based on IEEE 802.1 lad standard using cost-effective CMOS process has been reported in [1] . Although designed for low power consumption and small form factor, these implementations use Fast Fourier Transform (FFT) based frequency domain equalizer (FDE) to counteract the frequency-selective channel [1] - [3] . This paper presents a low power two-chip communication system solution with a baseband integrated circuit (BBIC) using adaptive time domain equalizer (TDE) and a novel low power 60GHz radio frequency integrated circuit (RFIC), both adhering to the IEEE 802.11 ad standard, together with directional antennas. The two SOC chip sets are developed for mobile applications operating in line-of-sight (LOS) environment with relatively small multipath delay spread using single-carrier (SC) modulation. The use of adaptive TDE allows for lower power consumption while lowering the requirement on the hardware size for the equalization process compared to the FDE. GHz), which is shared as LO by either TX or RX through LO feed network, is composed of a K-band VCO based on triple coupled LC tanks, transformer based Injection locked frequency divider (ILFD) and a composite PLL. The LO feed network includes a triple-well single pole double throw (SPDT) switches, a broadband differential quadrature (DQ) converter, which convert differential signals into differential I and Q signals in IIGHz�30GHz, and gain controllable compensation amplifiers (CAMP) i.e. 12GHz CAMP and 24GHz CAMP with gain of about 7�9dB and PldB of � 7dBm at 12GHz and 24GHz for the optimum drive power level5�OdBm at LO ports of the mixers. In TX chain, the differential "I" and "Q" signals from baseband are filtered by four sets of cross-coupled (CC) LPFs and then amplified by differential drive DVGAs, with variable gain of -12�8dB. The differential output of 12GHz image rejection up-conversion mixer is amplified by 12GHz differential IF variable gain amplifiers (IF VGA) and then fed into the 60GHz up conversion sub-harmonic mixer (SHM), connected to 60GHz balun in RF output of the SHM. The 60GHz PA, connected to single-ended port of 60GHz balun, has gain of 20dB, P I dB of 5.6dBm and dedicated ESD protection at the PA output with 60GHz insertion loss of only O.26dB. In the RX chain, the 60GHz signal is fustly amplified by a LNA with 15dB gain and the output signal is converted to differential by a 60GHz balun, and then the differential signals are converted to 12GHz IF through 60GHz down-conversion SHM pumped by K-band LO. The output IF 12GHz is amplified by 12GHz IF VGA and then fed into the direct conversion mixer with 12GHz LO drive with half frequency of K-band LO. The IF output differential "I" and "Q" signals pass by the proposed passive (CC) LPFs then controlled with gain of O�30dB by two sets of differentially DC offset cancelling (DCOC) digitally variable gain amplifier (DVGA) operating in the 2MHz� 1.9GHz for baseband processing. The PTA T and Bandgap reference are adopted in the DC supply to compensate for temperature changes.
In BBIC, Differential I1Q analogy signals to/from the RFIC are connected to the 6bits DAC/ ADC in the BBIC using 3.52 GHz sampling rate in BBIC. The BBIC supports the mandatory data rates, MCS 0 -MCS 4, in IEEE 802.11ad standard as well as the optional data rates, MCS 5 -MCS 9, with the highest data rate at 2.5 Gbps. The BBIC uses a generic 16-bit parallel host interface with a maximum supported throughput of 4.6 Gbps. Fig. 2 shows the time domain equalization process using an adaptive finite impulse response (FIR) filter. The recursive least square (RLS) algorithm is used to derive the FIR filter coefficients. The RLS adaptive filter coefficients are trained using the preambles, which consist of Golay sequences that have good auto-correlation property. Subsequently, the filter coefficients are updated during the guard interval using the Golay sequence appended to each data block as a form of channel tracking. The equalized Golay sequence is also used to perform symbol and phase tracking to ensure that the symbol and frequency synchronization are maintained throughout the reception of the entire frame and not degraded due to the presence of sampling and carrier frequency offset.
III. PERFORMANCE SUMMARY
The size of the 60GHz RFIC is 3.9 mm x 5 mm and the size of the BBIC is 4 mm x 4mm. The RFIC is mounted on a PCB board with an on-board Antipodal Fermi Antenna (AFA). The IF I1Q ports of RFIC are connected to the BBIC mounted on a separate PCB board. Both PCB boards can be attached to a system debugging platform. The AFA with end-fue radiation is achieved with half-power beamwidths of ISO and 24° in Eand H-planes and a gain of 1l�14dBi including the feed line loss. The performance of the measured link phase noise, EVM performance and the transmit spectrum is evaluated based on 60GHz RF transceiver link setup. The transceiver link alone can reach up to 3 meters with TX input of 50mVp-p and Rx output of 100mVp-p. The measured link phase noise as given in the figure is 92dBc at IMHz offset. The measured EVM for QPSK and 16QAM with a symbol rate of IGHz are 10.9% and 9.S% respectively as the example case given in Fig.3 . The measured transmitter spectrum under modulation is given after down-conversion with Agilent N1999A. The performance of the proposed SiGe based 60GHz RFIC is compared with other published SiGe implementations [4] [5] [6] , the performance is better and the power consumption is lower than that in [4] [5] [6] . To the best of authors' knowledge, it is also the first fully integrated SiGe transceiver soc.
The BBIC has the size of 4mm by 4mm and uses three supply voltages of 1.2V/1.3V/2.5V and consumes a total measured power of 500 m Wand 678 m W in the TX and RX modes respectively. The supply voltage of the RFIC is l.SV, drawing power approximately 21S m W and 261m W in TX and RX modes respectively.
The comparison of the simulated theoretical BER performance of the system with the measured BER performance for MCS 0 and MCS 5 shows a performance degradation of 3�4 dB as the simulation and measurement results given in Fig.4 . Table I lists the characteristics of the developed transceiver chipset with [I] - [4] . The developed integrated two-SOC system use TDE coupled with low power RFIC to lower the requirements on the power consumption and hardware size of the 60 GHz wireless system. The chipset includes antennas, RF, PHY and MAC subsystems based on 
